DC-DC MOSFET Loss Calculator
First-order MOSFET loss model for Buck, Boost, and Inverting Buck-Boost (CCM). Choose device role to estimate per-FET losses.
Term | Equation | Value (W) |
---|---|---|
Total | — |
How to Use the MOSFET Loss Calculator (DC-DC)
Estimate per-device power loss for Buck, Boost, and Inverting Buck-Boost in CCM. Supports HS/LS roles, gate-drive, Coss energy, and dead-time diode.
0) Pick the Topology & Device Role
- Buck: choose High-Side or Low-Side device.
- Boost / Inverting: choose Switch or Synchronous (SR).
- Role sets the device duty: Buck HS = D, Buck LS = 1−D; Boost/BB SW=D, SR=1−D.
1) Enter the Operating Point
- Vin, |Vout|, Iout, fSW (kHz)
- Ripple fraction r = ΔI/I (0.2–0.4 typical CCM)
- Duty is computed: Buck ≈ Vout/Vin, Boost ≈ 1−Vin/Vout, Inverting ≈ |Vout|/(|Vout|+Vin).
2) MOSFET & Switching Parameters
- RDS(on) at operating Tj, and tr+tf (ns)
- Coss (nF) with multiplier m (0–1) and Coss edges/cycle (1–2)
- Synchronous? If yes, set Dead-time (ns) and diode Vf
- Gate-drive: Qg (nC), VGS,drv (V)
3) Read the Derived KPIs
- D (duty), Voff (VDS at turn-off), ĪL, ΔI (pp)
- Device RMS: Irms ≈ √(duty)·√(β + ΔI²/12)
- Edge current: Iedge ≈ Ī + ΔI/2
4) Loss Terms (per MOSFET)
- Pcond = Irms2·RDS(on)
- Psw ≈ ½·Voff·Iedge·(tr+tf)·fSW·edges
- Pcoss = ½·m·Coss·Voff2·fSW·(Coss edges)
- PD = Vf·Idead-time,avg (sync only)
- Pgate = Qg·VGS·fSW·edges
Quick Checklist
- Topology + correct device role selected
- Vout vs Vin is valid (Buck: Vout<Vin, Boost: Vout>Vin)
- Ripple r within 0.2–0.4 (CCM)
- RDS(on) at operating Tj
- Dead-time realistic (20–100 ns typical)
- m for Coss chosen (0–1)
- Gate Qg & VGS from driver/databook
- Compare HS vs LS / SW vs SR totals
FAQ & Tips
Why do LS (buck) losses look high at light load?
Dead-time diode conduction dominates. Reduce dead-time, raise VGS if allowed, or add adaptive dead-time control.
How to reflect soft-switching?
Use smaller tr+tf and set Coss edges=1 or m<1 to approximate energy recovery.
Gate loss seems large.
High fSW × large Qg adds up. Consider lower-Qg FETs or lower VGS if RDS(on) penalty is acceptable.
Thermal check?
θJA or θJC × (Ptot) → ΔT. Verify heatsink/PCB copper can keep Tj within limits.
Mini Workflow
1) Pick topology + device role (Buck HS/LS, Boost/BB Switch or SR)
2) Enter Vin, |Vout|, Iout, fSW, ripple r
3) Set MOSFET params: RDS(on), tr+tf, Coss (with m & edges), gate (Qg, VGS)
4) If synchronous, set dead-time and diode Vf
5) Read KPIs → review loss table; repeat for the companion device
6) Sum device losses, then verify thermal margins